We have fabricated a 4 cm long, position-sensitive silicon drift detector using high purity, p-type silicon as the starting material. In this paper, we describe the double-sided planar process used to fabricate the detectors and the strategy used to suppress surface carrier inversion due to the presence of fixed positive charge at the Si/SiOZ interface. The key issue in optimizing the fabrication process has been to minimize leakage currents and maximize breakdown voltages. Preliminary tests show that a drift signal can be measured across the entire length of the detectors and that the transit time of the holes varies linearly with the position of the induced charge signal.
I. INTRODUCTION
First introduced ten years ago, silicon drift detectors (SiDD's) are capable of extremely precise energy and twodimensional position resolution [ 1, 21. Notable features of silicon drift detectors include a very small (-0.1 pF) output capacitance that is independent of detector area, modest readout electronics requirements, and spatial resolution down to -10 pm x IO pm.
Until now, all silicon drift detectors have been fabricated on n-type substrates that were doped via the neutron transmutation process to ensure the dopant uniformity needed for accurate detector performance. However, several advantages of using p-type silicon as a starting material have prompted us to begin developing a SiDD based on p-type substrates. Float-zone, p-type silicon is readily available and has the dopant uniformity necessary for uniform electric fields within the drift detector. Furthermore, there has been some evidence recently that p-type silicon is more radiation-resistant than ntype [3] . In addition, use of float-zone grown silicon rather than neutron transmutation doped, n-type silicon obviates any possible complications due to defects created by the neutron transmutation doping process [4] . 
DETECTOR OPERATION AND STRUCTURE
Silicon drift detectors are based on the concept of using an electric field that is parallel to the detector surface to collect charge. A SiDD consists of a series of parallel p-n junctions formed on both sides of the silicon substrate, as shown schematically in Figure 1 . Each junction is reversed biased at a voltage that is incrementally higher than the voltage applied to the neighboring junction. This graded bias configuration depletes the bulk of the detector and creates an uniform electric field in the direction parallel to the surface of the silicon. When electron-hole pairs are created by a particle passing through the p-type SiDD (p-SiDD), the electrons are swept out by the reverse biased anodes, and the holes are focused down the midplane of the detector and drift at constant velocity toward the row of readout electrodes at one end of the detector. The transit time of the holes allows the distance of the incident particle from the row of readout electrodes to be calculated. The second position coordinate is obtained from charge division over the readout electrodes. Figure 1 A cross-section of the p-SiDD that illustrates the mechanism of the silicon drift detector. The n+ junctions are reverse biased at voltages that linearly increase with distance from the readout contacts. The resultant electric field forces holes to drift at constant velocity, parallel to the detector surface.
The geometry of our p-SiDD is based on an n-type SiDD designed by P. Rehak at Brookhaven National Laboratory. As a consequence, we have retained the the n-type SiDD nomenclature: i.e., we will refer to the rectifying, p-n+ junctions as 'cathodes' and the p+ readout contacts as 'anodes' throughout this paper. A schematic of the detector topology is shown in Figure 2 
DETECTOR FABRICATION
We fabricated our p-SiDD's on 3" diameter, 300 pm thick, float-zone refined, p-type silicon from Wacker Chemitronics. Diode capacitance-voltage measurements showed a substrate boron density of -2x1Ol2 ~m -~, corresponding to a bulk resistivity of -7 kR-cm. The double-sided fabrication process used only five mask levels.
One of the challenges of fabricating oxide-passivated devices on high punty p-type silicon is that positive charge at the Si/SiO2 interface will attract electrons towards the wafer surface. This can result in inversion of the carrier population at the surface from p-type to n-type. In the p-SiDD, carrier inversion will create conducting channels between neighboring n+ cathodes. Thus, fabricating p-SiDD's with low leakage currents requires some method of preventing electrons from becoming the majority carrier at the Si/SiO2 interface rather than holes.
To compensate the positive oxide charge, we increased the hole concentration near the surface of the silicon with a uniform boron implant over both sides of the detector before the oxidation step [SI. The trade-off involved when the boron concentration is increased with a pre-oxidation implant is that the p-n+ junctions suffer avalanche breakdown at lower voltages. To determine an optimal boron concentration which was sufficient to compensate for the positive interface charge and which yet allowed breakdown voltages to be higher than the necessary operating voltages, we fabricated a series of detectors with different boron implant doses. The results will be discussed in the following section.
After the uniform boron implant, the wafers were oxidized i n wet 0 2 at 1000°C for 2 hrs and in dry 0 2 and trichloroethane at 1060°C for 1 hour. This oxidation process yielded a 6500 8, thick oxide. C-V measurements on MOS capacitor structures showed that the area density of fixed oxide charge was -2~1 0~~ cmm2 and the minimum interface state density was -4x IO1 eV-l for oxides grown under these conditions.
The double-sided mask alignment fixture shown in Figure  3 was used to pattern the windows for the n+ cathode regions on both sides of the wafer [6] . Using this technique, we have reproducibly obtained top-to-bottom alignment offsets of as little as 5 pm. Figure 3 The double-sided mask alignment fixture. Photolithography masks are aligned to each other and epoxied to the aluminum frames. The wafer, sandwiched between the two frames, is then patterned with the top mask automatically aligned to the bottom mask.
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After the cathode strips were patterned in the oxide, the n+ junctions were diffused at 950°C. The dopant source was liquid POCl3. The p+ regions were then patterned and implanted with a boron dose of 2xlOI4 at an implant energy of 25 keV. The wafers were annealed in N2 at 800°C for 30 minutes. Finally, we evaporated 1200 8, layers of aluminum and patterned contacts to the doped regions.
IV. MEASUREMENTS
We initially measured the current-voltage characteristics of the cathode-anode structures with a probe station and a Keithley 6 17 digital electrometerlvoltage source. For position-sensitive detector testing, the detector was mounted on and wire-bonded to an IC board and placed on a computercontrolled x-y stage that could be moved in 0.5 pm steps. Weakly absorbed, 1.06 pm light from a pulsed Nd:YAG laser was focused to a 5 pm diameter spot on the detector. An external resistor voltage divider supplied voltages to the cathodes. The anodes were individually read out through discrete preamp and shaping amplifiers and displayed on an HP 54502A digitizing oscilloscope.
As mentioned above, in order to prevent positive oxide charge from inverting the underlying silicon, we implanted the wafers with boron before the oxidation step. Each side of the wafer was implanted at three different energies-25, 65, and 100 keV. The first p-SiDD's were fabricated with implant doses of 5x101 cm-2 at each energy (for a total dose of 1 . 5~1 0~~ cm-2 on each side) and were found to have very high leakage currents. We therefore ran several sets of detectors with higher total implant doses of 3x1Ol2 cm-2, 4 . 5~1 0~~ cm-2, and 7 . 5~1 0~~ These had lower leakage currents but, as expected, lower breakdown voltages. This is shown in Figure 4 . The 7 . 5~1 0~~ cm-2 implant resulted in breakdown voltages of 50 V, which was less than the depletion voltage of the detector. Thus, we could not apply sufficient electric field to the detectors to measure a drifting charge signal. The 4 . 5~1 0~~ cm-2 implant gave higher breakdown voltages, but measurements on these detectors were inconclusive due to a processing problem. Successful results were obtained with detectors fabricated with a 3x1Ol2 cm-2 implant. The 3x lo1 cm-2 implant resulted in junctions with breakdown voltages of 200 V. During detector operation, although the junction breakdown voltage was 200 V, the cathode farthest from the anodes could be biased up to 1300 V before breakdown was seen. This, we believe, shows that the geometry of the high voltage guard structures is effective in distributing the voltage gradually across the detector and preventing regions of high electric field from forming. Sufficiently high voltages could be applied to the 3x 1012cm-2 implanted p-SiDD's to allow measurement of drift signals created over the entire length of the detectors.
Figure 5 shows signals measured with the laser focused at 1, 2, 3, and 3.8 cm from the collecting anode. Note that the peaking time of the signal clearly shifts to longer times as the laser is moved farther from the anode. This demonstrates that charge generated farther from the anode takes longer to drift and be collected at the anode. Note also the broadening of the signal shape at larger drift distances. This is due to the longer collection time during which the charge packet may diffuse.
The electric field applied in the drift direction was nominally 300 V/cm. However, in this measurement only every fifth cathode was wire-bonded, and we suspect that the electric field was nonlinear since the measured hole mobility was only 300 cm2N-sec. With only every fifth cathode bonded on this detector, the electric field between bonded cathodes may have been lower in the regions between biased cathodes. Time ( p ) Figure 5 Signals generated with laser focused at 1 cm, 2 cm, 3 cm, and 3.8 cm from the collecting electrode. Note the shift in peak time with drift distance. Figure 6 shows a measurement of drift velocity at three different electric fields. For this measurement, every cathode was bonded, but over only a few millimeters of the active detector area. The hole mobility calculated from these drift measurements was 529 cm2N-sec, which is slightly higher than the expected value of 498 cm2/V-sec at 22°C. 
V. CONCLUSIONS
We have implemented, for the first time, a silicon drift detector using p-type silicon as the starting material. A uniform boron implant dose of 3~1 0 '~ cm-2 over both sides of the wafer before oxidation effectively prevented surface inversion due to positive fixed oxide charge and yet allowed voltages of up to 1300 V to be applied to the detectors before breakdown occurred. Measurements of drift time vs. position are linear and give a hole mobility that agrees with the predicted value to within 10%.
The existence of SiDD technology that uses commercially available high resistivity p-type silicon may now encourage additional applications of silicon drift detectors. Furthermore, comparisons of radiation hardness in p-type and n-type SiDD's are now possible, creating a new method by which to compare the effect of irradiation on hole and electron trapping centers in silicon.
